
enable_latch_reg
enable
D
G
Q
RTL_LATCH
gated_clk_i
I0
I1
O
RTL_AND
gated_clk
enable_latch_i
S=1'b0
I0
S=default
I1
O
S
RTL_MUX
clk